
MAX1284/MAX1285
400ksps/300ksps, Single-Supply, Low-Power,
Serial 12-Bit ADCs with Internal Reference
______________________________________________________________________________________
11
Applications Information
Connection to Standard Interfaces
The MAX1284/MAX1285 serial interface is fully compat-
ible with SPI/QSPI and MICROWIRE (Figure 11).
If a serial interface is available, set the CPU’s serial interface
in master mode so the CPU generates the serial clock.
Choose a clock frequency up to 6.4MHz (MAX1284) or
4.8MHz (MAX1285).
1) Use a general-purpose I/O line on the CPU to pull CS
low. Keep SCLK low.
2) Activate SCLK for a minimum of fifteen clock cycles.
The first two clocks produce zeros at DOUT. DOUT
output data transitions 20ns after the third SCLK rising
edge and is available in MSB-first format. Observe the
0
0.50
0.25
1.00
0.75
1.25
1.50
0.0001
0.01
0.001
0.1
1
10
TIME IN SHUTDOWN (s)
REFERENCE
POWER-UP
DELAY
(ms)
CREF = 4.7
μF
Figure 7. Reference Power-Up vs. Time in Shutdown
A/D STATE
DOUT HIGH-Z
HIGH-Z
D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SCLK
14
3
8
12
15
ACQ
CS
HOLD/CONVERT
ACQUISITION
Figure 8. Interface Timing Sequence
CS
SCLK
DOUT
tDOE
tDOH
tDOD
tDOV
tCSO
tCSS
tCSI
tCSO
tCSH
tCH
tCL
tCP
tCSW
Figure 9. Detailed Serial-Interface Timing